

#### Safe and explainable critical embedded systems based on AI

Jaume Abella<sup>1</sup>, Jon Perez<sup>2</sup>, Cristofer Englund<sup>3</sup>, Bahram Zonooz<sup>4</sup>, Gabriele Giordana<sup>5</sup>, Carlo Donzella<sup>6</sup>, Francisco J. Cazorla<sup>1</sup>, Enrico Mezzetti<sup>1</sup>, Isabel Serra<sup>1</sup>, Axel Brando<sup>1</sup>, Irune Agirre<sup>2</sup>, Fernando Eizaguirre<sup>2</sup>, Thanh Hai Bui<sup>3</sup>, Elahe Arani<sup>4</sup>, Fahad Sarfraz<sup>4</sup>, Aiay Balasubramaniam<sup>4</sup>, Ahmed Badar<sup>4</sup>, Ilaria Bloise<sup>5</sup>, Lorenzo Feruglio<sup>5</sup>, Ilaria Cinelli<sup>5</sup>, Davide Brighenti<sup>7</sup>, Davide Cunial<sup>7</sup>

<sup>3</sup> RISE Research

Sweden

RI.

<sup>1</sup> Barcelona Supercomputing Center, Spain

<sup>2</sup> Ikerlan Technology Research Centre, Basque Research and Technology Alliance (BRTA), Spain

ikerlan



the European Union

<sup>4</sup> Navinfo Europe. Institutes of Sweden. The Netherlands

This project has received funding from the European Union's Horizon

Europe programme under grant agreement number 101069595.



<sup>5</sup> AIKO s.r.l.. Italv



<sup>6</sup> Exida Development s.r.l. <sup>7</sup> Exida Engineering s.r.l.,

#### In a nutshell

- The scene
  - Critical Embedded Systems (CES) increasingly rely on Artificial Intelligence (AI): automotive, space, railway, avionics, etc.
  - CES must undergo certification/qualification
  - AI at odds with functional safety certification/qualification processes (lack of explainability, lack of traceability, datadependent software, stochastic nature)
- SAFEXPLAIN ambition: architecting DL solutions enabling certification/qualification
  - Making them **explainable** and **traceable**
  - Preserving high performance
  - Tailoring solutions to varying safety requirements by means of different safety patterns



Safe and Explainable Critical Embedded Systems based on Al

BARCELONA SUPERCOMPUTING CENTER (BSC) https://www.bsc.es/

IKERLAN, S. Coop (IKR) <u>https://www.ikerlan.es/</u>

AIKO SRL (AIKO) https://www.aikospace.com/

RISE RESEARCH INSTITUTES OF SWEDEN AB (RISE) https://www.ri.se/

NAVINFO EUROPE BV (NAV) https://www.navinfo.eu/

EXIDA DEVELOPMENT SRL (EXI) <u>https://www.exida-eu.com/</u>



Jaume Abella Project Coordinator



- Failure or malfunction may result **severe harm** (e.g., casualties)
- Exhaustive Verification and Validation (V&V) process, and safety measures deployed to guarantee the safety goals are met
- Each domain has it's own guidelines and regulations for SW and HW







• ISO 26262 and ISO 21448 (SOTIF) for automotive



### **CES and AI**

- The number of mechanical subsystems enhanced or completely replaced by electronic components is increasing
- Advanced software functions are becoming ubiquitous to control all aspects of CES, including safety related systems
- Al techniques are at the very heart of the realization of advanced software functions such as computer vision for object detection and tracking, path planning, driver-monitoring systems,...
  - E.g., You Only Look Once (YOLO) camera-based object detection system builds upon a Neural Network
- Autonomous operation
  - epitome of safety-related applications of AI in CES,
  - exemplifies the need for increasingly high computing performance whilst making AI solutions to comply with FUSA requirements







# Al in Safety-critical systems so far and in the future

- When software/hardware implements safety-related functionality they inherit safety requirements
- Safety Integrity Level (SIL) decomposition

**SAFE** 

- E.g., Automotive SIL (ASIL) from D (highest) to A (lowest), and then QM (no safety)
- Al used in fail-safe systems (i.e. systems with a safe state)
  - E.g., Advanced Driving Assistance Systems (ADAS) can notify misbehavior and transfer control to the driver





- With autonomous systems (e.g., autonomous cars) this is not yet solved
  - If no safe state available(\*), or non-AI safe monitor is possible, hence AI components inherit safety requirements

(\*) The safe state must not use AI, otherwise we would recursively make AI-based components be fail-operational

Berlin - 11/07/2023

#### Al impact on the computing platform

- Software implements complex AI algorithms that manage huge amounts of data
- This carries huge computing performance requirements
- Hardware in safety-critical systems: from simple micro-controller to heterogeneous MPSoC with specific accelerators
- Complex MPSoC complicates established software timing V&V



|  | CPU Co  | mplex                                  |  |  |  |
|--|---|--|--|--|--|
| CPU Cluster  |   |  |  |  |  |
| Contex-<br>A78<br>SHIG SHIG<br>CIT LID<br>254 KBL2 | Contex-<br>A78<br>64x8 64x8<br>10 110<br>216 KB12 | Cortex-<br>A78<br>LTI LTB<br>216 KB L2 | Cortex-<br>478<br>6483 6483<br>6483 6483<br>6483 6483<br>6483 6483<br>256 6812 |  |  |
| 2W8 L3   |   |  |  |  |  |
|  |   |  |  |  |  |
|  |   |  |  |  |  |
| Cortex-<br>A78                                     | Cortex-<br>A78                                    | Cortex-<br>A78                         | Cortex-<br>A78   |  |  |
| 64168 64168<br>1111 110                            | ENGL ENGL<br>LTT LTD                              | HINE HINE                              | 6418 6418<br>L11 L10   |  |  |
| 256 8812   | 256 KB-LZ   | 256 9842                               | 256 KB L2  |  |  |
| 2M8 L3   |   |  |  |  |  |
|  |   |  |  |  |  |
|  |   |  |  |  |  |
| Cortex-<br>A78                                     | Contex-<br>A78                                    | Contex-<br>A78                         | Cortex+<br>A78   |  |  |
| 64K8 64K8<br>UTL UTD                               | LII LIP   | LUI UP                                 | 6418 6418<br>UT UD   |  |  |
| 256 6512   | 256 KB L1   | 256-85-L2                              | 256 K8 L2  |  |  |
| 2M8 L3   |   |  |  |  |  |
|  |   |  |  |  |  |
|  | AMR Syste   | em Cache                               |  |  |  |
|  | 5,50  |  |  |  |  |



e.g. NVIDIA Orin Source: NVIDIA

Berlin – 11/07/2023

#### **Safety-related Systems Development Process**

• ISO 26262 software V-model





#### **Safety-related Systems Development Process**

• AI-related challenges



#### DATA DETERMINES SYSTEM DESIGN



## AI (and DL) Specific Challenges

- Current practice in DL frontally clashes with Functional Safety (FUSA)-related processes since:
  - DL software is built as a combination of
    - control (model configuration such as what layers to use, in which order, etc.) and
    - data (algorithm parameters are obtained from training with specific datasets)
      - stochastic nature
      - data-dependent nature
  - There is a lack of sufficient explainability and traceability
    - Why each layer is used and what it does (semantics)
    - Why they are deployed in a specific order (composed semantics)
    - How safety requirements can be traced end-to-end
    - What the scope of application is (e.g. valid input data range)
    - What confidence can be reached on the predictions obtained (e.g. by detecting occlusions)
  - **Prediction accuracy is stochastic**, and test campaigns deliver, in the best case, success rates linked to specific testing datasets, therefore exposing to **dataset-dependent test conclusions** in many cases



# **Ambition/objectives**

- Ambition: architecting DL solutions enabling certification/qualification
  - Making them explainable and traceable
  - Preserving high and predictable performance
  - Tailoring solutions to varying safety requirements by means of different safety patterns







Berlin - 11/07/2023

- Devise new DL components providing explainability and traceability by design
  - Functionally speaking (e.g., a convolution), **software can be developed following the usual process** for automotive systems (i.e., in line with ISO 26262 part 6)
  - Software architecture (what layers, what shape), input data for training, training process, and the validation test campaign are the real challenge



SAFEXPL

#### SAFEXPLAIN Goal 1 (ctn'd)

- A number of challenges, but some hints on potential approaches to follow
- DL software has "failure rates"

SAFE

- This is not compatible with ISO 26262 for software
- But it is acceptable for hardware due to random hardware faults
- Can we extend hardware concept to software?
- Already foreseen for software timing. We may extend it to software results for DL
- DL software could be assimilated to physical devices
  - Non ASIL-compliant sensors can be used to build some ASIL with proper validation, if their physical principles are diverse(\*)
    (\*) Further details on this example can be found here: <a href="https://doi.org/10.1109/EDCC.2010.34">https://doi.org/10.1109/EDCC.2010.34</a>
  - Can we build something similar with **diverse and redundant DNNs**? Where do we have to inject diversity? (training, random inputs, architecture,...)
    - Those are questions to be answered as part of SAFEXPLAIN

I. Agirre, F.J. Cazorla, J. Abella, C. Hernandez, E. Mezzetti, M. Azkarate-Askasua, T. Vardanega, "Fitting Software Execution-Time Exceedance into a Residual Random Fault in ISO-26262," in IEEE Transactions on Reliability, vol. 67, no. 3, pp. 1314-1327, Sept. 2018, doi: 10.1109/TR.2018.2828222.

A. Brando, E. Mezzetti, I. Serra, F.J. Cazorla, J. Perez, J. Abella, "On Neural Networks Redundancy and Diversity for Their Use in Safety-Critical Systems" in IEEE Computer (special Issue on Trustworthy AI), vol. 56, no. 6, pp.41-50, May 2023, doi: 10.1109/MC.2023.3236523



- Adapt software safety lifecycle steps and the architecture of solutions based on DL components so that certification is viable
  - E.g., add additional lifecycle steps to contemplate model training, and adapt requirement specification, data management and testing approaches





- Provide complementary safety patterns with different safety, cost, and reliability tradeoffs
  - E.g., architecture is different for ASIL-A or ASIL-D, for fail-safe or fail-operational
  - Perhaps a practical example comparable to the "E-gas monitoring concept" would be convenient





- Tailor DL architectures to achieve sufficient performance on relevant high-performance platforms
  - Be careful with "performance insufficiencies" in line with SOTIF





- Demonstrate the long-term viability of the SAFEXPLAIN approach
  - Automotive is the largest target market of the project





### Putting it all together \1

- On the FUSA side
  - Identify patterns meaningful for AI-based functions
  - Focus on **patterns with varying requirements** (e.g., ASIL-A or ASIL-D, fail-safe or fail-operational, etc.) on AI-based functions
  - Identify **FUSA relevant properties** for DL components and ensembles (e.g., failure rates, diverse redundancy, etc.)
- On the DL side
  - Investigate DL organizations that make explainability and traceability emerge by construction while preserving accuracy
  - Investigate **combinations (ensembles) of DL models** that provide FUSA-relevant properties (e.g., diverse redundancy)



### Putting it all together \2

- On the platform/tooling side
  - Consider DL solution deployments providing sufficiently high and stable performance
  - Iterate with FUSA and DL people to find FUSA patterns and DL solutions that can be run efficiently
  - Devise ways to (automatically or semi-automatically) provide FUSA-relevant evidence based on DLbased results using appropriate tools
- On the case study side
  - Consider varying FUSA requirements for different AI-based components
    - Within a single use case
    - Across different use cases
  - Consider heterogeneous requirements across use cases (e.g., varying degrees of performance, accuracy, etc.)



#### **Conclusions**

- AI needed to realize autonomous systems
- But AI challenges common practice for FUSA-related software
  - Failure rates, data used for software design, etc.
- SAFEXPLAIN goals
  - Make **DL components explainable and traceable** by design
    - DL components built with FUSA in mind
  - Adapt FUSA standards to allow certifying DL software
    - Make standards amenable to intrinsic DL characteristics (e.g., failure rates, data used for design)
  - Preserve sufficiently high levels of performance to meet safety goals (e.g., 25 FPS)

 Do not consider each part on its own, but keep a continuous dialogue among DL, FUSA and platform experts, along with end users to make all pieces fit together



# Focus on SAFEXPLAIN Platform

121119

#### **SAFEXPLAIN Platform drivers**

#### Support SAFEXPLAIN FUSA & DL patterns

- Deploy necessary HW/SW support to map identified FUSA patterns to concrete platform
- Guarantee DL performance requirements
  - At the same time exploit computational power of selected target platform
- Tailor an industrial-quality validation toolset
  - Support monitoring and test reproducibility/automation
- Provide timing characterization of DL functions
  - Profiling of execution time and relevant metrics
  - Deploy statistical methods for timing predictions







#### **SAFEXPLAIN framework**

#### Deep reusable SW stack

- Inheriting Ubuntu and JetPack libraries
- Selected ROS-2 as standardized layer
  - Middleware, libraries, communication
  - Client interface for users' application
  - Users define *nodes* and *data flow*
- Make ROS-2 transparent to SAFEXPLAIN applications
  - Wrapper API for users' applications
  - The API implements the toolset functionalities with minimal configuration overhead





#### **SAFEXPLAIN Platform Framework Overview**

- The main goals are:
  - To build observability channels, facilities for testing and monitoring
  - To centralize control of the platform resources
  - To bridge the gap between the application layer and the Low Level Platform
- The HLP design is inspired from the AUTOSAR Adaptive standard

| EXPLAIN High Level Platform (HLP)<br>LifecycleManager | 七<br>HealthManager     | 문<br>StateManager | 문<br>CommManager |
|---|------------------------|-------------------|------------------|
| SAFEXPLAIN Core Libraries                             | Core BaseApplicat      | ion Interfaces    | Profiling        |
| ROS2<br>C++ Standard Library / C Standard             | Library / OS Interface |                   |                  |





SAFEXPLAIN High Level Platform (HLP)

LifecycleManager

SAFEXPLAIN Core Libraries

ą.

BaseApplication

HealthManager

 $\square$ 

Core

# **Example: Lifecycle Management**

The *LifecycleManager* component is responsible for initialization, • configuration, and termination of platform applications.

**SAFEXP** 



幻

CommManager

Profiling

幻

Interfaces

StateManager

#### **Example: Lifecycle Management**

- Offers a possible reaction path to unexpected events.
  - Events will be defined as part of the monitoring concept and implemented by the *HealthManager*.







#### **SAFEXPLAIN HW profiling solution**

- Observability support
  - Collect timing information and relevant HW events
    - Cache statistics, HW resource usage, etc.
  - CPU Clusters
    - Standard support available in A78 cores- PMUv3 (
      - Accessible via standard tools or memory mapped PMCs
    - Also, Coresight (v3) and Embedded Trace Macrocell (v4.2)
  - GPU Cluster
    - No open support for monitors
    - Wrapping or integrate with NVIDIA proprietary Nsight tools

#### • SAFEXPLAIN application interface

- Profiling API can be:
  - Implicitly attached to a node or
  - Explicitly invoked from within the node
- Minimal API requirements:
  - init() run() shutdown()
  - Each may implicitly call the profiling API
- Extended API for profiling:
  - init\_perf() configure\_perf() start\_perf() stop\_perf()
- API will transparently access and configure the right layer
  - HW PMU, Linux tools, ROS2 library
- Information is saved to text device and retrieved for offline processing





#### **Probabilistic Timing Analysis**

- Probabilistic Timing Analysis (PTA)
  - Increasingly and successfully deployed for deriving trustworthy and tight estimates of software timing
  - Especially for Measurement-Based variant (MBPTA)
- MBPTA helps dealing with the increased complexity of hardware and software in real-time systems
  - From micro-controllers to MPSoCs
  - From simple control SW to AI-based software
- Increased complexity causes
  - Variable timing behavior
  - Unobvious dispersion (multi-modal distribution)





#### **MBPTA**



SAFEXPL

#### **Extreme Value Theory (EVT)**

• EVT provides two fundamental theorems for the distribution of extremes (tails)

- The excess random variable is the variable X from a threshold u onward
- The excess distribution function is the distribution from a threshold u onward
- It converges in probability to the Generalised Pareto Distribution (GPD)

- The extreme value index  $\xi$  determines the shape of the tail
  - Because programs must finish, they are modelled as light tails
  - The good model is GPD or other distributions with  $\xi < 0$
  - A generally safer but possibly pessimistic model is the exponential ( $\xi = 0$ )









Safe and Explainable Critical Embedded Systems based on Al

Follow us on social media:

www.safexplain.eu





This project has received funding from the European Union's Horizon Europe programme under grant agreement number 101069595.